Digital Design Lab EEN 315

Project 2 Four-bit Multiplier

Group 2 Andrew O'Neil-Smith (Partner: Austin Clifton and Amy Zamon)

Sayan Maity, TA

University of Miami November 18, 2013

Abstract

This lab is to move forward with digital implementation and make a four-bit multiplier using the add and shift concept. The main point of the project was to use the external FPGA board and get used to assigning pins and downloading the files to the board.

Table of Contents

Overview	4
Objectives	4
Equipment	4
Description	4
Specifications	5
Design Synthesis	5
Complete Logic Diagram	6
Results and Simulations	7
Answers to the questions in the lab handout	8
Conclusion	8
Works Cited	8

Overview

Previous knowledge required was how to use Quartus II software, basic logic circuitry, design using Truth tables, flip flops, and multiplexors. We needed to know about the adder and half-adder, subtraction, multiplication, and ALU.

Objectives

Introduce design of arithmetic circuits, understand advantages of register storage, concepts of logic control, and programmable logic. Learn how to use an FPGA.

Equipment

Quartus II software

Description	Quantity
74194 4 bit register	2
74163	1
MUX 4:1	1
7483	1
74198	1
AND gate	4
Inverter	2

Description

First we made our block diagram layout file in Quartus II. Since there were a lot of components with a lot of pins, it was challenging to wire them together. Each four-bit shift register was a number to be multiplied. A modulo N counter was used for the "Add and Shift" algorithm. The 8-bit shift register was used to handle four Add and Shift operations, as well as maintaining the final output. We designed and implemented a four-bit multiplier using the conventional "add and shift" algorithm.

Then we simulated the Vector Waveform File. After ten clock pulses, we got the right answer. The final step was to download it to the DE2 board. We had to figure out how to assign the pins from our Block Diagram File. Once we assigned the pins to pins on the FPGA, we were able to download it to the board and set switches and LEDs. Both inputs to the multiplier are fed from two different sets of switches. We used a reset switch and a start switch. The clock was assigned to a push button for manual triggering. We had trouble with confusing the multiplicand and multiplier, but once we used the right set of switches, our problem went away.

Specifications

Take Multiplier as 9 (1001) and Multiplicand as 10 (1010). Also take Multiplier as 5(0101) and Multiplicand as 13 (1101). Do the Multiplication in pen and paper way also using add and shift algorithm. Simulate using Quartus II Software and show that each and every state generated is same as the state generated in add and shift algorithm. Download the program implemented in Quartus II Software in the DE2 board as explained in the reference material. Assign 4 input pins for multiplier input and 4 input pins for multiplicand input and 4 input pins for the counter (loadable) input. Assign an input pin load to input the multiplier and multiplicand in the registers and then reset all the multiplier and multiplicand inputs as zero. Use a Key button on the board to manually handle every event going to taken place in every clock pulse. Assign all the 8 bits of the output (result of the multiplication) in 7 consecutive LED's on the DE board and show that in every clock pulse the change in the output is according to the states generated in the add and shift algorithm. Do it for the 2 combinations of Multiplier and Multiplicand mentioned.

Design Synthesis

We did not have to design much logic for this project. The point of the project was to test our knowledge of the "add and shift" algorithm, as well as using adders and shift registers.

Complete Logic Diagram



Results and Simulations

	Master Tin	ne Bar		70.0 ns		• •	Pointer:			0 ps		Inte	rvat	-70.0 n	is .		Start			End	£			
A 2		Name	Value / 70.0 n	0 ps	10.9 ns	, and and	20.0 ns		30,0 ns	ħ	40,0 ns		50.0 ns	60.0 ns		70.0 ns		80.0 ns	90.0 ns	100,0 nt		110,0 m	120,0 m	(
Ð,	100-0	CLK.	A0																					
28	mite 2	START	A1				_		_				_	 10		-		-	 -	 			 _	_
4	D-3	(11	AO		12																			
•	10-4	12	A1	-							_					-				 12		_	 1	_
•	<u>a</u> ≥5	13	A1	1	1								- 11	11/1-						1				-
影	BP6	14	AO		_	_	_	_		_	_		- 11-	-		_		-	 _	 _		-	 _	_
+	1000	UDIPOT	AI		_		_		_		_			_		-		-	_	_		_	_	
	10-9	J2	AI		_		_		-				-			-		-	-	_		_	_	
1	10	J3	A1		_				-		- 1		-			-		-	 _	 _		- 11	 	_
	i⊯11	34	AI								11			100		-								-
	12	AAND	AO	-	_		_	_	_		_	-				-		_	 _	 _			 _	
	13 IA	BAND	AI		-		-	_			11.3	0		U					_	_	_	_		
	0915	DAND	A1	2			-	-				U			U									
1	16	COUNT1	AO						1	_	_	5		 -				111						
1	17	COUNT2	AO				51-		12	_						1		10						
	18	COUNT3	A1								_													
	19	COUNT4	AO		_						-			 		-		-	_	 _			 _	_
+	CP 20	SUMA	80	-	-		-		-			-	_	_		-		-	_	_		_		_
1	22	SUMC	BO						10		_													
1	23	SUMD	B 1	í.	1					-			5	111		_			_			111	_	
[@24	SUME	B 1		-					20		0		 		_		-		 1		1		
ļ	03	SUMF	BO		-				_							_				 - 0			 	_
	25	SUMG	B1	1.5		_		_			1													

9x10

lation W. lation mod	aveforms e: Timing																						
Master Ti	me Bar		70.0 ns		<u>.</u> .	Pointer	 8.3	ns		Inte	rval		-61.7	ns		Start		 		End			
	Name	Value / 70.0 n	0 ps	10.0 ns		20.0 ms	30,0 ns		40.0 m		50.0 ns		60.0 m	ġ.	70.0 ns 70.0 ns		80.0 na	90.0 ns	i.	100,0 ns	Ē.	110 _, 0 m	120,0 ns
□>0 □>1 □>2 □>3 □>4 □>5 □>6	CLK RESET START 11 12 13 14	A0 A1 A1 A0 A1 A0 A0 A0																					
 7 8 9 10 11 	0UTPUT J1 J2 J3 J4	A1 A0 A1 A1									_							 _					
12 13 14 15	BAND CAND DAND	A1 A0 A0								1		_		J									
 ▶ 16 ▶ 17 ▶ 18 ▶ 19 ▶ 20 	COUNT1 COUNT2 COUNT3 COUNT4 (SUMA	A0 A0 A1 A0 B0							3				1	r <u> </u>									
21 22 23 24 24	SUMB SUMC SUMD SUME SUME	80 81 80 81					 			1				1									
26	SUME	80									-		-	P			_	_				_	 _

5x13



1111 x 0110 = 01011010

Answers to the questions in the lab handout

none

Conclusion

We were able to successfully implement the circuit in both Quartus II and on the board. We were able to use alternative logic in our block diagram. We initially had problems getting the board to display the correct result, but it was simply a matter of switching the multiplier and multiplicand.

Works Cited

none